Layered semiconductors show promise as channel materials for field-effect transistors (FETs). Usually, such devices incorporate solid back or top gate dielectrics. Here, we explore de-ionized (DI) water as a solution top gate for field-effect switching of layered semiconductors including SnS 2 , MoS 2 , and black phosphorus. The DI water gate is easily fabricated, can sustain rapid bias changes, and its efficient coupling to layered materials provides high on-off current ratios, a near-ideal sub-threshold swing, and enhanced shortchannel behavior even for FETs with thick, bulk-like channels. Screening by the high-k solution gate eliminates hysteresis due to surface and interface trap states and substantially enhances the field-effect mobility. The onset of water electrolysis sets the ultimate limit to DI water gating at large negative gate bias. Measurements in this regime show promise for aqueous sensing, demonstrated here by the amperometric detection of glucose in aqueous solution. DI water gating of layered semiconductors can be harnessed in research on novel materials and devices, and it may with further development find broad applications in microelectronics and sensing. *Corresponding author, e-mail: psutter@unl.edu Keywords: Field-effect transistor, layered semiconductors, tin disulfide, molybdenum disulfide, black phosphorus.
Introduction
Field-effect transistors (FET), especially those made of silicon, play a central role in microelectronics (1, 2) . Layered crystals, such as graphite, MoS 2 , SnS 2 , WS 2 and others whose electronic structure has long been known (3) (4) (5) (6) (7) (8) (9) (10) have only recently been considered as channel materials for FET devices (11) (12) (13) (14) . One important reason is that although several layered semiconductors have sizable bandgaps, carrier transport in thick, bulk-like crystals could not be modulated effectively by electrical fields due to screening and the resulting limited penetration of the gate electric field. The successful isolation of single-layer graphene opened new possibilities for field-effect devices by demonstrating that the carrier density in atomically thin devices can be tuned by moderate applied electric fields, even in semimetals (15) . Graphene FETs have shown very high carrier mobilities of up to 10 6 cm 2 /Vs, but the vanishing bandgap limits their application in digital logic because graphene transistors cannot be turned off, i.e., show large off-state currents (16) . This limitation of graphene has led to efforts to exfoliate layered semiconductors, for example transition metal dichalcogenides such as MoS 2 , to singlelayer thickness for field-effect devices and the exploration of the fundamental properties of such monolayer semiconductors (11, 13, 17, 18) . The on-off ratio in MoS 2 FETs, for example, reaches up to 10 8 at room temperature (11) and other 2D semiconductors (WS 2 , WSe 2 , SnS 2 , etc.) showed similar values, as well as a host of other fascinating properties (19) (20) (21) (22) (23) (24) (25) .
Previous studies of layered semiconductor FETs have mainly focused on single-and fewlayer devices, with nearly all reports to date involving channel thicknesses below 10 layers (11, 12) . The interest in the ultrathin limit is in part driven by emerging properties ue to the extreme carrier confinement in 2D crystals, but also reflects shortcomings of conventional gating strategies in controlling the conductance of thicker device channels. Back gating via a thick SiO 2 dielectric, the prevalent way of modulating electronic transport in studies of novel 2D and layered materials, offers relatively poor gate coupling and field penetration into layered crystals and hence cannot turn off devices with thicker, bulk-like channels. Top gates can achieve higher electric fields, but are more difficult to fabricate and still offer limited control over the conductance of thick FETs. Ionic liquids (26, 27) can be used to achieve very large electric fields in 2D and layered materials (28) , sufficient for example to induce superconductivity in MoS 2 (29, 30) . But ionic liquid gates face practical limitations. Slow charge transfer processes, for instance, require low bias scan rates to maintain equilibrium at the gate-channel interface. This calls for the development of alternative gating methodologies to study charge transport in layered materials and to harness the inherent advantages of FETs with thicker channels (31-34) compared to ultrathin single-or few-layer devices: higher current carrying capacity; lower Schottky barriers and hence reduced contact resistance at the layered semiconductor/metal junction (35, 36) ; and relative insensitivity to thickness fluctuations of the active layer, which facilitates robust, high-yield device fabrication over large areas.
Here, we explore the use of a de-ionized (DI) water top gate (13) for field-effect tuning of the conductance of thick layered-semiconductor FETs. This approach offers an alternative route toward efficient layered field-effect devices: instead of reducing the channel thickness to the ultimate 2D limit, the conductance of a thicker channel is switched between on-and off-states by a gate that supports very large electric fields at the channel surface. We find that the field penetrates sufficiently deep into the bulk that high on-off current ratios (up to 10 7 )
can be obtained for device channels up to several hundred layers thick. In addition, the efficient gating implies that short-channel effects can be largely suppressed even for thicker channels. Since liquid gate drops are simply dispensed onto the semiconductor surface and contacted by a suitable electrode, the fabrication challenges of solid top-gate dielectrics are avoided. Gating via the double layer at the water-semiconductor interface supports much higher voltage sweep rates than ionic liquids. Finally, the use of an aqueous solution for gating provides facile access to water-based sensing, which we demonstrate here by detecting glucose with high sensitivity down to concentrations below 1 mM. While we focus mainly on FETs with layered tin disulfide (SnS 2 , a n-type semiconductor with ~2.3 eV bandgap, (13)) channels to illustrate the characteristics of DI water top gates, the approach is generally applicable to a broader class of layered semiconductors with inert as well as more reactive surfaces, as demonstrated for devices with thick MoS 2 and black phosphorus channels. Figure 1 illustrates the layout of the FET devices used here. The active channel consists of a layered semiconductor such as SnS 2 , here prepared by exfoliation from highquality bulk crystals to a typical thickness of 50-60 nm (~80-100 layers) and supported on 300 nm SiO 2 /Si. (Fig. 1a) . Figs. 1 b-e show cross-sectional transmission electron microscopy (TEM) images of one of the fabricated devices (without the PMMA insulator layer). The active region, ~82 nm thick, is mostly homogeneous but shows a number of stacking faults and embedded smaller rains. In higher magnification TEM images, the layered structure is clearly visible (Fig. c, d ) with periodicity of ~0.6 nm (Fig. 1e) , consistent with the layer spacing of SnS2 (13) . Top-gating by DI-water not only enhances the field penetration of thick device channels, allowing them to be turned off completely, but it also improves the current hysteresis during gate bias sweeps and results in a substantially higher carrier mobility. These improvements are illustrated in Fig. 4 for SnS2 field-effect transistors. FETs fabricated from layered materials often show significant hysteresis, assigned primarily to charge trapping by surface and interfacial trap states (37) . As can be seen in Fig (Fig. 4b) . To compare the field-effect electron mobility for the two gate types, the mobility has been calculated from the transconductance characteristics via μ = .
Results and Discussion
. The particular transistor considered in Fig. 4 had an aspect ratio L/W = 3, and the gate capacitance is either C(SiO2) = 11.6 nF/ cm 2 (back gate, (41)) or C(H2O) = 137 nF/cm 2 (top gate), the double-layer capacitance of the DI water gate in contact with a SnS2 FET channel determined previously (13) . The field effect mobility increases from 50 cm 2 /Vs (back gated) to 180 cm 2 /Vs (top gated). This increase due to screening of scattering centers by the liquid dielectric is less pronounced than in the case of thinner few-layer or monolayer SnS2 FETs since surface and interface scatterers play a relatively smaller role in the devices with thick channel considered here. Measurements of the on-off ratio on devices with different channel thickness (Fig. 4c ) demonstrate that the overall gains due to liquid gating are nearly independent of the thickness of the active layer, so that on-off current ratios greater than 10 5 can be maintained for bulk-like channels up to at least 200 nm in thickness.
Layered semiconductors may offer superior scaling and improved short-channel characteristics compared with silicon FETs. We fabricated FETs with channel length ranging from 2 μm to 200 nm to compare the scaling of SnS2 FETs with SiO2 back gate and DI-water top gate (Fig. 5a ). Devices with thin (~8 nm) and long channel show consistently high on-off ratios (>10 6 ), both controlled by back gating and solution top gating. However, for channel length below ~800 nm the on-off ratio of back-gated devices drops below 10 5 whereas that of the top-gated devices remains high (Fig. 5b) . A similar trend is observed for FETs with thick (55 nm) SnS2 channel (Fig. 5c ). The already low on-off ratio of back-gated devices drops even further for short channels with length below 1 μm. In contrast, the on-off ratio of devices controlled by DI water top gates remains high (~10 6 ) over the entire range of channel lengths considered here. This suggests that the very high electric fields achievable at the solid-liquid interface can effectively prevent possible leakage due to a finite source-drain bias at short channel lengths, so that the off-current remains low at least down to the shortest channels considered here (200 nm). This beneficial effect applies to both ultrathin devices, (Fig. 6c) . This behavior can form the basis for a simple amperometric scheme to measure glucose concentration, which is detected via the gate current IG at any fixed gate bias near the electrolysis threshold (VG -0.9 V). As shown in Fig. 6d , any choice of VGSense in this range will give the same logarithmic dependence of IG on [C6H12O6], with a detection limit below 1 mM and high sensitivity in the concentration range corresponding to physiological glucose levels in human blood (~4 -6.5 mM). We note that although our data show the ability to sense glucose via an electrical signal in SnS2-based FETs, additional work is needed to probe the specificity to a single solute in the presence of other species in an aqueous solution. The incorporation of additional enzymatic components, e.g., glucose oxidase used in conventional sensors (45) , may be required to achieve specific sensing. Beyond the static gate solutions used here, one can foresee the integration of SnS2 devices in microfluidic platforms for realtime electrical sensing of aqueous solutes.
Conclusions
We have demonstrated solution gating by deionized water as a method for achieve field effect control over the conductance of a wide range of layered semiconductors, including SnS2, MoS2, and black phosphorus. The efficient coupling and large electric field of the solution gate provides high on-off current ratios, a near-ideal sub-threshold swing, and enhanced short-channel behavior even for bulk-like channels with thickness of several 10 nm to well over 100 nm. Other advantages of the solution top gate include facile fabrication compared to conventional approaches involving solid dielectrics, and the capability of applying rapid changes in gate bias unlike ionic liquid gates that require slow bias ramps.
Screening of surface and interface trap states by the high-k solution gate eliminates the gatebias hysteresis found for back-gated devices and substantially enhances the field-effect mobility. These favorable characteristics of DI water gating in FETs can readily be leveraged in materials and device research, and they may find applications in microelectronics if suitable encapsulation strategies for a liquid gate can be identified. The onset of water electrolysis and associated leakage currents sets the ultimate limit to DI water gating at large negative gate bias. Measurements in this regime show promise for aqueous sensing, explored
here by the amperometric detection of glucose in static drops down to concentrations of ~1 mM. By incorporating layered semiconductor FETs into microfluidic platforms, this approach could be expanded to allow high-throughput sensing in aqueous solutions.
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This work was supported by the U.S. Adhesive tape was used to exfoliate layered bulk crystals (SnS2, MoS2, black phosphorus).
It was folded 2-3 times to make the bulk crystal thinner. The tape with SnS2 (or other layered material) was put onto the surface of a SiO2/Si (300 nm) substrate cleaned by oxygen plasma.
Before peeling off the adhesive tape, the substrate together with layered crystal/tape was put on a hot plate to anneal for 1-2 min at 100 °C to improve the contact area between the layered crystal and SiO2 surface and obtain large flakes (46).
Device fabrication and electrical measurements.
After transfer of SnS2 (or MoS2, black phosphorus) flakes to SiO2/Si substrate by mechanical exfoliation, optical microscopy was used to identify selected flakes with different thickness; the thickness was measured by AFM. Photoresist was spin-coated onto the substrates (S1811, 3000 rpm, 1 min), and annealed on a hot plate at 110°C for 2 min.
Patterning was done using UV lithography (mask aligner Karl Suss, MA6), followed by resist developing in solvent. Ti/Au (5 nm/50 nm) contact metallization was performed in a lift-off process by e-beam evaporation, followed by photoresist dissolution in acetone. The devices were annealed in ultrahigh vacuum (10 -9 Torr) to enhance the contact resistance. Electrical measurements were performed on a four-probe station (Signatone). For DI water top-gated FETs, an additional PMMA layer was deposited on the devices, baked at 180°C for 2 min., and patterned by electron-beam lithography to open windows for contact between the water drops and the device channel.
Transmission electron microscopy on complete devices.
Fully functional FETdevices were covered in platinum and prepared into electron Lines are logarithmic fits to the data. The inset indicates a detection limit below 1.0 mM glucose concentration.
